Skip to content

Chapter 7 — Rectifiers and converters

Everything in Module 2 comes together here. We take the sources of Chapter 4, the switching devices of Chapter 5, and the numerical care of Chapter 6, and build the converters that dominate modern grids: a half-wave rectifier, a full-bridge rectifier, a buck DC-DC converter, and finally a closed-loop power controller that uses all of it at once. For each we will predict a number by hand and then read it off the simulator — the Module 1 habit — so you finish the module able to check a power-electronic waveform, not just watch it.

Learning objectives

By the end of this chapter you should be able to:

  • Explain how a reservoir capacitor smooths a rectified waveform, and estimate the output ripple from R, C, and the ripple frequency.
  • Say why a full bridge ripples at twice the line frequency and is easier to smooth than a half-wave stage.
  • Derive the buck converter's output as Vout=DVin from inductor volt-second balance, and estimate its current ripple.
  • Read conduction intervals, ripple, and average quantities off a converter, and explain how a closed loop holds an output at a setpoint.

7.1 The half-wave rectifier

A single diode plus a reservoir capacitor is the simplest AC-to-DC stage.

Half-wave rectifier: one diode passes the positive half-cycles of a 10 V (RMS) 60 Hz source into a 100 μF capacitor and a 200 Ω load. Vac is the source; Vdc the smoothed output.

The diode conducts only near each positive peak (Chapter 5), recharging the capacitor toward the source peak; for the rest of the cycle it blocks and the load drains the capacitor with time constant

τ=RC=(200)(100×106)=20 ms.

The source is 10 V RMS, so its peak is Vpk=10214.14 V (Chapter 4). The line period is T=1/6016.7 ms. Because τ=20 ms is only a little longer than T, the capacitor sags a lot between peaks — this is a large-ripple design. A standard estimate of the peak-to-peak ripple of a capacitor-input filter is

ΔVppIloadfrippleC=VdcRfrippleC.

With a mean Vdc9 V and fripple=60 Hz (one charging pulse per line cycle),

ΔVpp9(200)(60)(100×106)7.5 V.

Now run it and compare. The simulator reports Vdc riding between about 6.7 V and 13.4 V (a mean near 9.4 V) — a peak-to-peak ripple of roughly 6.6 V, in the ballpark of our estimate. The estimate runs a little high because it assumes the capacitor discharges for the whole period, whereas the diode reconducts slightly before a full period elapses. The lesson is that a half-wave stage is a rough DC source.

7.2 The full-bridge (Graetz) rectifier

Four diodes arranged in a bridge steer both half-cycles of the source to the load with the same polarity.

Full-bridge rectifier: four diodes route both halves of a 120 V (RMS) 60 Hz source into a 100 μF reservoir and a 1 kΩ load, so the output ripples at 120 Hz.

Two things change versus half-wave. First, both half-cycles are used, so the output is refreshed twice per line cycle — the ripple frequency is fripple=2f=120 Hz, and the gap to bridge is only 8.3 ms. Second, this sample uses a much stiffer filter relative to the load:

τ=RC=(1000)(100×106)=100 ms8.3 ms.

The source is 120 V RMS, peak 1202169.7 V. The ripple estimate is now

ΔVppVdcR(2f)C164(1000)(120)(100×106)13.7 V.

Run it: the simulator holds Vdc between about 157.8 V and 169.7 V (mean 164 V), a ripple near 12 V — close to the estimate, and only ~7% of the DC level. Halving the gap (120 Hz vs 60 Hz) and using a five-times-larger τ is why the bridge output is so much flatter than the half-wave one. This is why bridges dominate real supplies.

7.3 The buck (step-down) converter

Rectifiers turn AC into DC. A buck converter turns a DC voltage into a lower, adjustable DC voltage, by chopping and averaging.

Switch-node averaging in a buck converter. The IGBT chops the input so the switch-node voltage Vm is a square wave between Vin and 0; the inductor's volt-second balance forces the L-C filter to pass its average, Vm=DVin, to the output.

An IGBT connects the switch node Vm to the 12 V input for a fraction D (the duty cycle) of each switching period, and a freewheeling diode clamps it to 0 V the rest of the time (Chapter 5). So Vm is a square wave between 12 V and 0 V. In steady state the output inductor must have zero average voltage (otherwise its current would ramp without bound), so the average of Vm appears at the output:

Vout=DVin=(0.5)(12)=6 V.

The L-C filter passes that average and attenuates the switching ripple. The inductor current ripple over one period follows from v=Ldi/dt during the on-time DTsw:

ΔIL=(VinVout)DfswL=(126)(0.5)(5000)(0.01)=0.06 A.

Run the buck and check all three predictions:

  • Vout settles at about 5.99 V — within 0.2% of the ideal 6 V (the tiny shortfall is the IGBT and diode on-state drops).
  • The inductor current IL averages about 0.30 A, exactly Vout/R=6/20.
  • IL ripples about 61 mA peak-to-peak, matching the ΔIL=60 mA we just computed.

Change the duty reference and Vout tracks it linearly — that proportional, adjustable output is the whole point of a buck.

7.4 Closing the loop: PWM power control

The converters above run open-loop: you set a duty and take whatever output results. The last sample closes the loop, and in doing so exercises every idea in Module 2 at once — a fitting capstone.

Open the PWM power controller in app →

(Full description: PWM power control.)

The goal is to hold the average power delivered to a 5 Ω load from a 50 V bus at a setpoint of 30. Recall the loop from Chapter 4: the load voltage V_R and current I_R are multiplied to instantaneous power, low-pass filtered to P_avg, and compared with P_ref; the PI controller turns the resulting error into a PWM duty that gates the IGBT. Here is how Module 2's pieces show up:

  • Source (Ch 4): the 50 V bus, behind a small series resistance.
  • Control domain (Ch 4): the setpoint, summer, PI, multiply, and filter blocks, discretized and solved alongside the network.
  • Switch (Ch 5): the IGBT, gated by the PWM, with its two-state conductance.
  • Numerics (Ch 6): a 1 μs step resolves the switching so the measured power is meaningful.

Run it and plot error and P_avg: the PI raises the duty until P_avg reaches 30, at which point error collapses toward zero and stays there. A PI controller drives its steady-state error to zero by construction — it keeps integrating any residual error into the duty until there is none left. That is closed-loop control riding on top of a switching converter, and it is exactly the machinery Module 5 will generalize to generator excitation and governors.

7.5 Summary

  • A reservoir capacitor smooths a rectified waveform; the peak-to-peak ripple is roughly ΔVppVdc/(RfrippleC).
  • A half-wave rectifier refreshes once per line cycle (fripple=f) and, with τT, ripples heavily; a full bridge refreshes twice (fripple=2f) and, with τT, is far flatter.
  • A buck converter outputs Vout=DVin by inductor volt-second balance, with current ripple ΔIL=(VinVout)D/(fswL); the simulator confirms both to a fraction of a percent.
  • Closing the loop with a PI controller holds an output at its setpoint by modulating the duty — combining the source, control, switch, and numerical machinery of the whole module.

7.6 Problems

Problem 7.1. In the half-wave rectifier you enlarge the reservoir capacitor from 100 μF to 470 μF. Using ΔVppVdc/(RfC) with Vdc12 V, estimate the new ripple. Which way does the mean output move?

Solution 7.1

ΔVpp12/[(200)(60)(470×106)]2.1 V — roughly a factor of 4.7 smaller than before, as expected since ripple 1/C. With less sag between peaks, the mean output rises closer to the peak (14 V). Bigger reservoir, flatter and higher DC — at the cost of larger peak charging currents.

Problem 7.2. The full-bridge output ripples at 120 Hz while the half-wave ripples at 60 Hz, for the same 60 Hz source. Why? Give two reasons the bridge output is smoother.

Solution 7.2

The bridge conducts on both half-cycles (one diagonal diode pair per half-cycle), so the load is refreshed twice per line period — hence 120 Hz. It is smoother because (1) the gap the capacitor must bridge is halved (8.3 ms vs 16.7 ms), and (2) ΔVpp1/fripple, so doubling the ripple frequency halves the ripple for the same R and C. (In the samples the bridge also uses a much larger τ, compounding the effect.)

Problem 7.3. A buck converter runs from Vin=48 V and must produce Vout=18 V. What duty cycle is required?

Solution 7.3

From Vout=DVin: D=Vout/Vin=18/48=0.375. The IGBT is on for 37.5% of each switching period.

Problem 7.4. For the buck sample (Vout6 V, R=20 Ω), what average inductor current do you expect, and why does it equal the load current?

Solution 7.4

In steady state the capacitor carries no average current, so the entire average inductor current flows into the load: IL=Vout/R=6/20=0.30 A. This matches the simulator's reported average, and is why the inductor and load currents share the same DC value (they differ only by the small ripple the capacitor absorbs).

Problem 7.5. In the closed-loop PWM controller, explain why the PI drives the steady-state power error to zero, and what sets the final duty cycle.

Solution 7.5

The integral term of a PI controller keeps accumulating as long as any error remains, continuously adjusting the duty until the error is zero; only a zero-error condition leaves the integrator (and thus the duty) steady. The final duty is whatever value makes the delivered average power equal the setpoint for the given bus and load — the controller finds it automatically rather than it being dialed in by hand, which is the advantage of closed-loop operation over the fixed-duty buck of §7.3.

7.7 References

  • N. Mohan, T. Undeland, and W. Robbins, Power Electronics: Converters, Applications, and Design, Wiley — rectifiers, DC-DC converters, and ripple analysis.
  • H. W. Dommel, Electromagnetic Transients Program (EMTP) Theory Book, Bonneville Power Administration — the network solution with switching devices.
  • J. Arrillaga and N. R. Watson, Power Systems Electromagnetic Transients Simulation, IET Power and Energy Series 39 — power-electronic systems and their EMT representation.

Previous: Chapter 6 — Numerical issues of switching · Next: Module 3 — Transmission lines and cables.

You have completed Module 2. You can now model sources and control blocks, switching devices and their state logic, the numerical hazards of switching, and the rectifiers and converters that build on them — and check every result against a hand calculation.